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ABSTRACT 
Silicon-on- sapphire space-charge-limited triodes were designed 
and fabricated. 
(a-A1 0 ) wafers  by the pyrolysis of silane (SiH4) at t empera tures  between 2 3  
1000" and 1150°C and were investigated by X-ray diffraction methods and 
by Hall effect measurements.  
having hole mobilities of essentially single c rys ta l  silicon, were grown 
at 1050OC. 
poorer deposit. The high temperature  limitation for the film growth 
apparently is due to  a chemical reaction between silicon and sapphire 
which i s  enhanced with increasing temperature.  
fabrication were p-type and were polished to  2y thickness. 
a r e  s imi la r  to  off-set  gate n-channel MOS t r ans i s to r s  and the processing i s  
the  same except for an initial masking step which isolates silicon islands on 
the sapphire substrate. The feed-back capcaitance of the SCL-triodes w a s  
calculated to  be 0.12 pf, and the TO-5 headers  contribute an additional 
0.2 pf. 
a source-drain spacing of approximately 4 ym. 
be obtainable with fur ther  reduction in source-drain spacing. 
ment and depletion mode devices were obtained. 
frequency response i s  expected from the positive gate (enhancement mode) 
operation. Results of radiation tes t s  wi th  doses up to  2 x l o 5  r ads  are 
presented,  along with comparative tes t s  on MNS and MOS capacitors which 
indicate that silicon nitride i s  much l e s s  sensitive to  ionizing radiation 
than Si02.  
The silicon films were grown on (OlT2) oriented sapphire 
The fi lms with the best s t ruc tura l  perfection, 
Higher a s  well a s  lower pedestal t empera tures  resulted in a 
The films used for  device 
The SCL-triodes 
i 
The maximum frequency of oscillation obtained w a s  3 t o  4 GHz for 
Higher frequencies should 
Both enhance- 
It is showr, that  a higher 
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I. MATERIAL PREPARATION AND ANALYSIS 
A. INTRODUCTION 
Integrated circuits with active and passive components on a semi-  
conductor wafer have gained much attention in recent years.  However, 
the single wafer approach has a disadvantage, since all the components 
a r e  electrically coupled via the conductive substrate. 
limits the high frequency operation of the integrated circuits. It can be 
eliminated when the devices a r e  made of a thin silicon film deposited on 
a n  insulating substrate. 
deposition of silicon, e. g. , evaporation in vacuo, sputtering, o r  the 
reaction of gaseous silicon compounds, but device quality silicon fi lms 
have so far only been produced by the pyrolysis of silane (SiH4). 
experimental  setup with i t s  open tube system and the r-f heated pedestal 
is  practically the same which is used for  the epitaxial deposition of 
silicon-on- silicon. 
The coupling 
There are several  methods for the thin-film 
The 
Several  materials have been considered a s  substrates.  In the 
following chapter, a selection of publications is presented in which the 
usefulness of dielectric mater ia l s  for silicon deposition is discussed. 
The emphasis is placed on those methods which resul t  in  device quality 
silicon. 
B. LITERATURE SURVEY 
Silicon deposition on single crystal  quartz was reported in 1963 
by Joyce,  Bicknell, Charig and Stirland (Ref. 1) who used the hydrogen 
reduction of SiHC13. 
amorphous quartz was mentioned occasionally (Ref. 2, 3,4). 
in te res t  in  this substrate mater ia l  probably s tems f rom the fact that 
silicon has a thermal  expansion coefficient which is  almost one order  of 
magnitude la rger  than that of quartz, 
i n  the film. 
In the following years ,  single crystal  a s  well a s  
The lack of 
This leads t o  severe s t r e s s  problems 
Rasmanis (Ref. 5) used a "rheotaxial" method to  deposit silicon 
The deposit could be obtained as a single c rys ta l  onto glazed alumina. 
in  cer ta in  discrete  a reas .  However, constituents of the molten glaze 
can diffuse into the silicon film during the growth process ,  thereby 
-1- 
limiting its usefulness fo r  device fabrication. 
surface can present another problem. 
The uneveness of the glaze 
A ra ther  inexpensive method seems to  be the deposition of silicon 
on sintered alumina wafers ,  a s  suggested by Doo (Ref. 6). 
the polycrystalline nature of the substrate material, comparatively large 
silicon single c rys ta l  a r e a s  up to 0.5 x 3 mm could be obtained by a 
melting and regrowth technique. 
aluminum ions t o  diffuse f rom the substrate into the molten film and 
hence only a low resist ivity material could be formed. Doo grew an 
epitaxial film on top of the f i r s t  silicon layer which had been polished 
and etched. 
diffusion, a good quality mesa  diode could be made. 
f i lm,  recrystall ized or  not, did not appear to be useful for the fabrication 
of operational thin-film devices. 
In spite of 
However , the heat treatment caused 
The second film had a thickness of 5-8 p. With phosphorus 
But the original 
The deposition of silicon on a substrate of magnesium aluminate 
spinel, a s  reported by Seiter and Zaminer (Ref. 7), Manasevit and Forbes  
(Ref. 8 ) ,  and Schlctterer and Zaminer (Ref. 9) i s  of interest  because this  
material has a cubic s t ructure  like silicon. 
i n  this  laboratory (Ref. 10). 
with values of room temperature  c a r r i e r  mobility approaching thos e of 
single c rys ta l  silicon with the same resistivity. 
stability of spinel, however , particularly in a hydrogen atmosphere , 
makes this  material l e s s  suitable for thin film active device fabrication. 
Studies with spinel were made 
Good quality p-type silicon films were obtained 
The limited thermal  
Beryllium oxide has  a high thermal  conductivity. It a lso has a 
high electr ical  resist ivity and it is  very resis tant  to ionizing radiation. 
These propert ies  make B e 0  a preferred substrate mater ia l  for thin-film 
semiconductor devices , particularly for power devices. Successful 
epitaxial deposition of silicon on several  natural  faces of B e 0  w a s  reported 
by Manasevit, Forbes  and Cadoff (Ref. 11). Difficulties, however, are 
encountered with the mater ia l  preparation. 
which have been obtained a r e  only 5 or  10 mm in diameter (Ref. 12). 
duction of la rger  c rys ta l s  has been hampered by a severe polynucleation 
apparently caused by uncontrolled impurities. 
beryll ium requi res  special  precautionary measures  which present another 
The largest  B e 0  single crystals  
P ro -  
The extreme toxicity of 
-2 -  
problem. 
$1000 per gram. 
usefulness of B e 0  a s  a substrate material. 
The price for  la rger  pieces of single crystal  B e 0  i s  about 
These factors  have at least  temporarily limited the 
The pyrolysis of SiH for  the epitaxial deposition of device quality 
silicon on silicon carbide w a s  reported by Tallman et a1 (Ref. 13). How- 
ever ,  S i c  is not a good electr ical  insulator, and it is difficult to  machine 
and thus has limited usefulness a s  a substrate material .  
4 
The mater ia l  which so far has attracted the most attention i s  single 
c rys ta l  corundum (a-A1 0 ) or ,  by i ts  engineering name, sapphire. 
material has proven useful for silicon deposition for several  reasons: 
This 2 3  
1. Compatibility of i ts  thermal  expansion coefficient 
with that of silicon. 
2. Good insulating properties. 
3. Chemical stability in  hydrogen or in  an  iner t  gas 
atmosphere at the silicon growth temperature.  
There is  no s t ructural  match between sapphire and silicon, but this  
apparently does not hinder epitaxial growth. 
Successful epitaxial deposition of device quality silicon on this 
substrate mater ia l  was first reported by Manasevit and Simpson (Ref. 14, 
15) in 1963 and 1964. A selection of papers  which other r e sea rch  groups 
have presented in the following years  is  given in References 1 6  through 26. 
C. EXPERIMENTAL 
As already pointed out in the previous Final Report (Ref. lo ) ,  
silicon halides seem to  be inadequate for  the  thin-film growth of silicon 
on sapphire substrates  because of a high temperature  reaction between 
the halide vapor and the substrate. All the samples prepared for this 
contract ,  therefore ,  were  made with silane pyrolysis. 
mixture was used in an open tube system similar to  that described by 
Mueller and Robinson (Ref. 16, 22). A diagram of the system is presented 
i n  the Figure 1. 
The silane-hydrogen 
- 3- 
EXHAUST I1 I I 
Figure 1. Silicon thin-film deposition apparatus 
The silane, diluted with hydrogen, w a s  furnished byThe Matheson Company 
in a s teel  tank, together with the following analysis (values a r e  in  volume 
per  cent) : 
silane 
disilane l e s s  than 
N2  less than 
c02 
H2 
14. 6 
0.020 
9.1 ppm 
0.0004 
balance 
The p res su re  of the tank was about 100 atmospheres. 
arsine (ASH ) could be fed into the sys tem for n-type doping as indicated 
i n  the Figure 1. A tank of hydrogen-diluted diborane (B2H6) was provided 
as p-type dopant. However, this gas  w a s  used only infrequently, because 
Hydrogen-diluted 
3 
- 4- 
the silicon films usually were found to be of p-type conductivity when no 
dopant was intentionally added during growth. Nitrogen was used as the 
purging gas. 
before entering the system. 
growth of silicon nitride films. 
in  a ver t ical  quartz reactor  tube with an internal diameter of 7.5 cm. 
round silicon carbide-coated susceptor measured 5.4 c m  across .  
water-cooled coil around the reactor  tube was connected to  a 10 kW 
r - f  generator of 450 kHz. 
a preheater furnace was installed for the purpose of purifying the hydrogen- 
silane gas mixture. 
be deposited as silicon oxides and nitrides,  thus reducing the contamination 
level of the hydrogen. 
The hydrogen passed through a Deoxo Dual Puredryer  
A tank of ammonia w a s  provided for the 
The silicon depositions were performed 
The 
The 
Between the flowmeter panel and the reac tor ,  
It was hoped that t r a c e s  of oxygen and nitrogen could 
The sapphire substrates were bought f rom several  suppliers. 
diameter of the wafers was between 13 and 1 6  mm,  and the thickness 
0. 38 mm. 
of (0172) orientation. This plane was suggested by Manasevit, Miller,  
Morr i tz ,  and Nolder (Ref. 17), and by L a r s s e n  (Ref. 24). The notation 
refers to  the s t ructural  unit with the c/a ra t io  of 2. 73, described in  
detail  by Kronberg (Ref. 27). 
oriented substrates ,  but no devices w e r e  fabricated. 
The 
All the substrates which were used for device fabrication were 
Some runs  were also performed with (0001) 
The sapphire w a f e r s  were  bought wi th  a fine polish, applied by 
the supplier. The mechanical finish of the substrates is very important. 
Growth of a silicon layer  on a poorly polished substrate often takes place 
preferentially along scratches.  In fact, one of the best t es t s  for the 
quality of a finished sapphire surface i s  the uniformity of a 2000i thick 
silicon film. Uniform silicon film growth requires  sapphire substrates  
with the highest polish commercially available. 
A cer ta in  number of specimens received an  additional surface 
treatment.  
company, a procedure which removed 25 to  50 pm of material .  
other wafers  were etch-polished for more  than 400 hours on a wheel 
covered with paper which was soaked in  KOH solution. 
did not receive an etch treatment.  
Some w e r e  etch-polished with a silica s lu r ry  by an  outside 
Some 
The other samples 
P r io r  to the silicon deposition, all 
-5- 
specimens were cleaned with methanol in an ultrasonic bath, boiled in  
HCl,  and then annealed in the reactor for  5 hours in a hydrogen atmosphere 
at 1 3OO0C ( temperature  indicated by optical pyrometer). 
mechanically polished sapphire surface in hydrogen resul ts  in an  improve- 
ment i n  the single-crystal  surface. 
patterns,  as WES pointed out by Robinson and Mueller (Ref. 22) who stated 
that the original ring-type Laue pattern changed t o  a single-crystal  pattern 
with Kikuchi lines. 
either by a thermal  etching o r  by some surface rearrangement  or by some 
combination of these two processes.  
deposited on pref i red sapphire substrates. 
Heating of a 
This can be shown by electron diffraction 
This significant change in  surface s t ructure  occurs  
The best  silicon films usually are 
D. RESULTS 
A se r i e s  of 14 wafers was used for four runs (408 to  41 1) where the 
only parameter  change f rom run  to  run w a s  the susceptor temperature  
ranging f rom 1000°C to  115OOC (indicated by pyrometer).  Table 1 is  a 
compilation of the resu l t s  of this investigation. 
as designated with "ep", were etch-polished for 80 hours with KOH, all 
others  were only mechanically polished, 
for  all runs. 
Some of the specimens, 
The reaction time w a s  30 min. 
The thickness of the deposits ranged f r o m  3.9 to  6.0 pm. 
The value of the Hall mobility at room temperature  has been used 
to determine the layer  perfection. 
w a s  performed on 2500 and 100 pm wide silicon s t r ips  which were etched 
out after a standard w a x  evaporation through metal masks. Photographs 
of the Hall samples are presented in Figures  2 and 3. The 100 pm mask  
w a s  designed such that it could be used on a previously etched 2500 pm 
wide sample. In this way, the ca r r i e r  mobility could be determined on 
the same specimen, f i r s t  with a 2500 and then with a 100 pm wide strip. 
The investigation of the Hall effect 
The resist ivity ranged f rom 160 to  0.09 52 -cm, the lower pedestal 
t empera ture  result ing in  the higher resistivity. The concentration of the 
c a r r i e r s ,  which were all p-type, was found to  be about 10 c m  for  the 
1000°C specimens and higher than 1017cm-3 for  those which w e r e  prepared 
2 at 1150OC. 
were  compared with the values given by Morin and Maita (Ref. 28) 
15 - 3  
The mobility values ranged f rom 41 t o  227 cm /Vsec. They 
- 6- 
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Table I. Results of Hall effect and X-ray diffraction measurements 
on p-type silicon-on-sapphire fi lms 
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Figure  2. Str ip  of silicon film 2500 pm wide for Hall 
effect m e  a sur ement s . 
1 c m  
1 c m  
I I 
Figure  3. Str ip  of silicon film 2500 pm wide for Hall 
effect measurements .  
-8- 
for single crystal  p-type silicon with the same resistivity. 
of the experimentally determined mobility values for silicon-on- sapphire 
samples to the mobility values of single crystal  bulk silicon with the 
same resist ivity can be used to a s ses  the quality of the thin-film 
specimens. 
The quality factors  ranged f r o m  12% to 99% for the 14 specimens. 
Figure 4, the averaged values of the quality factor a r e  plotted a s  a 
function of the uncorrected deposition temperature.  
The rat io  
This procedure was used by Robinson and Mueller (Ref. 22). 
In 
0.9 
< 0.8 
0.7 
d 0.6 
z < 0.5 
\ 
ti 
t 
0 
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; 04 2 0.3 
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- 
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- 
- 
- 
- 
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- e 
01 ' I I I I 
1000 1050 I100 I 150 
UNCORRECTED DEPOSITION  TEMPERATURE,'^ 
Figure 4. Hall mobility of 14 p-type specimens in 
relation to the mobility of single crystal  
silicon with the same resistivity. 
values are plotted as a function of the 
uncorrected deposition temperature.  
The 
The curve has a maximum for  the specimens prepared at 1050' where 
the mobility values reach  almost 100% of the respective single crystal  
value s. 
The mobility values,  determined with the 100 pm wide silicon 
s t r ip ,  are compared in  Table 1 with those values which were obtained 
with the standard 2500 pm configuration. The rat io  of the mobilities 
-9  - 
sca t te rs  in a rather  random manner between 0.81 and 1.53. 
that there  exists no significant difference between the mobility measured 
on a 2500 and on a 100 pm wide sample. The statistical deviations pro- 
bably have to  be attributed t o  random e r r o r s  in the apparatus as well as 
to i r regular i t ies  i n  the geometrical  shape of the  100 pm wide strip. 
This indicates 
The last columns in Table 1 refer to resu l t s  which were obtained 
by means of X-ray diffraction. 
Norelco Geiger MGller counter wide angle X-ray diffractometer with 
a copper tube. The recordings showed the silicon reflections together 
with the (OlT2) peak of a-Al2O3 and the higher order  reflections of the 
(OlT2) peak. The numbers in the table a r e  peak heights in  mil l imeters  
as they appeared on the chart. 
used. 
w a s  calculated for a value of 64. 
char t ,  its magnitude was estimated. 
The investigation w a s  made with a 
In most cases ,  a scale factor of 64 w a s  
Whenever a lower factor w a s  employed, the intensity of the peaks 
When a peak exceeded the range of the 
The recordings of some of the specimens did not show any peaks 
at all when the substrate w a s  clamped t o  the sample holder reference 
plane of the goniometer in  the usual way. Neither the silicon nor the 
corundum reflections appeared. 
silicon peaks but none of the substrate. Since the counter tube can pick 
up diffracted energy only when a crystallographic plane of the specimen 
is in  a position paral le l  to  the  reference plane of the sample holder, the 
complete lack of the corundum peaks i s  evidence of a crystallographic 
misorientation of the substrate surface. 
up by the counter tube only when the substrate wafer i s  cut in such a way 
that the (OlT2) plane makes an angle of smaller  than one degree with the 
surface.  
the substrate  wi l l  appear. However, silicon reflections may appear,  
depending on the film structure.  In order  to account fo r  any possible 
small misorientation of the substrate,  a special sample holder w a s  used. 
With th i s  sample holder, the wafer could be rotated around the normal  
axis of the surface and the wafer could be tilted. 
Some other specimens yielded only 
The (OlT2) peak can be picked 
Whenever this angle i s  l a rger ,  it i s  unlikely that peaks f r o m  
Two positions of the wafers  were of interest. In the aligned position 
11 a 1 1  i n  Table 1, the goniometer was put in the 20 angle for the (0172) 
-10- 
reflection, then the sample was rotated and tilted until maximum output 
of the counter w a s  observed. The sample was left in  this position while 
the scanning was made. In the "na" position, the sample was placed 
with its surface as close to the reference plane of the goniometer as 
possible, but now for  minimum output of the counter with the goniometer 
at the same 20 angle. 
When the substrate was in the position, those specimens which 
were deposited at 1000° and 105OOC showed essentially only the (400) 
silicon peak. The (111) and (311) did not appear. 
CY-A1 0 reflection could not be suppressed completely, not even with 2 3  
the nickel-filter, because of the high intensity of its Ka partner.  The 
Kf3 peak coincides with the (220) silicon reflection. 
tensity of a possible (220) silicon peak was sometimes questionable. 
1100 and 1150OC samples gave quite a different picture. 
we l l  as  in the rrna" position the (111) silicon peak w a s  very  strong. Besides 
th i s  peak, other silicon reflections appeared, making the recording similar 
to a silicon powder pattern. The height of the (111) peak, relative to the 
other silicon peaks, was generally la rger  in the aligned position than in  
the unaligned position. In the las t  line of Table 1, the intensities of the 
silicon powder pattern a r e  given for a comparison. A selection of the 
X-ray diffraction recordings is illustrated in  Figure 5. 
The copper Kp (Oli2) 
Therefore,  the in- 
The 
In the "at' as 
Seven wafers were etch-polished with KOH solution for more  than 
400 hours. 
untreated wafers f rom the same shipment. 
etch-polished samples did not reveal a n  improvement in comparison with 
the untreated samples. 
These w a f e r s  were used for  silicon deposition together with 
Mobility measurements  on the 
The preheater furnace,  shown in  Figure 1,  was used in  some runs. 
It was found somewhat difficult to establish unambiguously the effectiveness 
of this  installation. 
silicon film in the main reactor  was influenced severely by the temperature  
of the preheater.  
the preheater  thus lowering the  concentration of silane available for silicon 
deposition in  the reactor .  
ve ry  much upon the growth ra te ,  more investigation wi l l  be required to  
The reason for this  was that the growth r a t e  of the 
A considerable quantity of silane can be decomposed in 
Since the quality of the silicon films can depend 
-11- 
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find whether an  improvement in  film structure  was caused by a more  
favorable growth r a t e  or  by a possible purification action in  the preheater. 
Prel iminary runs do not rule  out the possibility that the quality of the 
silicon deposits can be somewhat improved by the presence of the preheater.  
E. DISCUSSION 
The diffractometer recordings of the specimens which were pre-  
pared at 1000° and 105OOC showed essentially only the (400) peak of silicon 
in  the aligned position and no reflection at all when the specimen was 
tilted slightly out of alignment. 
indicate a layer with a very  high degree of orientation. The silicon is 
oriented such that the (001) direction is parallel  to  the (OlT2) direction 
of the sapphire substrate. 
by Manasevit e t  a1 (Ref. 17) who reported (100) silicon to  be parallel  t o  
(IT021 sapphire. It should be noted here that the (Oli2),  (lTO2) and (TO12) 
indices of sapphire describe planes which a r e  equivalent. 
the notation (Oli2) was used in order  to  be consistent with the ASTM X-ray 
powder data card  file, where the principal reflection for  cu-A12P3 was named 
(012) on the card  No. 10-173. (This card  replaced No. 5-0712 where the 
(102) was listed.) 
These types of diffractometer recordings 
An epitaxial relationship of this kind w a s  shown 
In this repor t  
The ( O l i 2 )  plane of a-A1203 h a s  a four-fold symmetry. This is 
the reason  why the (001) plane of silicon grows epitaxially on that plane. 
The latt ice misfit of six percent per dilicon unit mesh (Ref. 24) is  no 
obstacle for an epitaxial growth, 
According to the goniometer recordings,  the samples prepared at 
l l O O o  and 1150OC do not have the same s t ructure  as the samples prepared 
at lower temperatures.  
but some par t s  of the layer  are randomly oriented, since a powder pattern 
appears  when the specimen is not aligned. Apparently the (1  11) plane, 
which i s  the most densely populated plane of the silicon lattice, has a 
tendency to  orient itself to  the flat substrate at higher temperatures ,  
r ega rd le s s  of the s t ructure  of the substrate. 
be in  contradiction to  the behavior of other epitaxial systems. 
perfection of an  epitaxial layer ,  deposited on a single c rys ta l  substrate,  
Pr imar i ly ,  the silicon film has an  (1  11) orientation, 
This conclusion seems to 
The structual 
-13- 
usually depends mainly upon the  deposition temperature.  The general 
rule is that the crystallinity of the layer is improved by increasing the 
deposition temperature leaving other parameters  constant. 
temperatures ,  a deposited layer often i s  either amorphous o r  it is poly- 
crystalline wi th  a small crystall i te size. 
w i l l  increase the size of the crystallites. 
above the so-called epitaxial temperature ,  a single crystal  layer is 
At low 
An increase in temperature 
When the substrate i s  heated 
formed. 
At higher growth r a t e s ,  the epitaxial temperature  is increased. This 
interdependence between temperature,  growth ra te ,  and crystallinity 
seems to  be applicable for homoepitaxial as we l l  a s  for heteroepitaxial 
systems. 
The epitaxial temperature  is a function of the growth rate .  
Theuerer (Ref. 29) investigated the silicon deposition on a silicon 
At a substrate temperature  of substrate  with the decomposition of Sic1 
895OC, he found the deposit to consist of gray, polycrystalline silicon, but 
at higher temperatures  a perfect single crystal  silicon layer was obtained. 
Similar resul ts  were obtained by Bylander (Ref. 30) who observed a 
silicon whisker growth at about 900" and a mir ror - l ike  surface of the 
l aye r s  at temperatures  which were some hundred degrees  higher. 
4' 
An example of the heteroepitaxial growth w a s  given by Krikorian 
and Sneed (Ref. 31) who evaporated germanium onto CaF substrates.  At 
constant growth ra tes ,  t he  structure of the germanium film undergoes two 
transit ions when the temperature  i s  increased, f i r s t  f rom amorphous to  
polycrystalline and then f rom polycrystalline to monocrystalline. 
2 
This growth rate-temperature l a w  seems to  be applicable no matter 
whether vapor phase transportation, sputtering, or  evaporation in vacuo 
is employed. The use of an  iner t  ca r r i e r  gas with i ts  impurit ies might 
in te r fe re  with the layer growth but, generally, the growth rate law will 
not be affected. 
molecules and this increases  the rate  at which adsorbed atoms enter 
ordered  positions. 
rate, epitaxial growth can be achieved. 
Higher temperatures  increase the mobility of adsorbed 
As long as this ra te  is not lower than the adsorption 
The general  rule  for epitaxial growth, of course,  is applicable 
only in the absence of a chemical reaction between the substrate and the 
- 14- 
deposited material. 
reaction (Ref. 7) 
This is not the case  for silicon and sapphire. The 
2Si t A1203 +2SiO(g) t A120(g) 
has an equilibrium at l l O O o  which i s  weighted toward the left side. 
even at this temperature ,  it can be shifted to  the right when the S i 0  
evaporates. This chemical reaction, which takes place between the 
adsorbed silicon molecules and the substrate,  is an obstacle to the growth 
of a we l l  oriented epitaxial film. 
i s  accelerated and the likelihood of the formation of an  epitaxial layer  i s  
further decreased, although the higher mobility of the silicon molecules on 
the  substrate surface would actually favor the oriented growth. At temper-  
a tures  around 14OO0C, the reaction can be so intense that silicon, fed into 
the reactor  in the f o r m  of silane, can be used t o  etch the  sapphire at a 
r a t e  of 0.5 pm/min (Ref. 32). Since the effectiveness of this etching process  
is enhanced by higher temperatures ,  a certain temperature range exists 
where optimum epitaxial growth can be expected. 
However, 
With increasing temperature ,  the reaction 
Besides the reaction between silicon and sapphire, another mechanism 
has t o  be considered which can influence the s t ructure  of the epitaxial film. 
The silane-hydrogen mixture i s  unstable at higher temperatures.  
vicinity of a heated surface,  a gas  phase decomposition can occur where a 
fine powder of am-orphous silicon is formed (Ref. 33). 
part ic les  can reach  the substrate by diffusion and a r e  incorporated into 
the growing silicon layer ,  the deposit w i l l  exhibit a high defect concentration 
o r  it might even become polycrystalline. 
reaction and with it the concentration of defects in  the silicon film is increased 
with a higher susceptor temperature,  with a higher concentration of silane, 
and with lower flow ra tes .  
quantity of silane to  be decomposed, the concentration of silane in the reactor  
was unknown in all those experiments where the preheater furnace w a s  used. 
F o r  th i s  reason,  it w a s  not possible t o  compare the obtained resul ts  with 
data f r o m  the l i terature .  
In the 
When the powder 
The intensity of the gas phase 
Since the preheater furnace causes a large 
The gas phase reaction as well as the reaction of silicon wi th  sapphire 
a r e  enhanced with increasing temperature. 
"epitaxial temperature  law" which increases  the s t ructural  perfection wi th  
Both reactions work against the 
-15- 
increasing temperature.  
to draw a final conclusion a s  to what pr imari ly  affects the film structure  
at  the higher side of the employed temperature range. 
The data we obtained so  far a r e  nat yet sufficient 
The influence of the deposition parameters  upon the film quality 
can be monitored by means of Hall effect measurements.  The mobility 
values are a very sensitive indicator of the s t ructural  perfection of the 
silicon films. 
substrate ,  the interpretation of the measured values is eas ie r  in comparison 
with silicon films on a silicon substrate. 
to ambiguities when the electr ical  properties of an epitaxial layer a r e  
investigated. Robinson and Mueller (Ref. 22) have reported mobility values 
for p- and n-type silicon layers  on sapphire substrates  wi th  severa l  orienta- 
tions. The hole mobilities ranged from 18 to  88 percent of the bulk mobility 
wi th  the same resist ivity,  
and 55 percent of the bulk mobility. 
Since the semiconductor i s  deposited on an insulating 
A conductive substrate might lead 
The n-type values were found to be between 10 
The relative mobility values of our samples a r e  plotted in Figure 4, 
They show the silicon to  attain a maximum structural  perfection with a 
growth temperature  of 1O5O0C, which is in accordance with the resul t  of 
the X-ray diffraction investigation. 
higher temperatures ,  reduces the mobility considerably in comparison to 
the bulk value. These findings a r e  not in agreement with Robinson and 
Mueller (Ref. 22) who reported 1300" to  1 1  30°C (uncorrected) a s  the best 
growth temperature .  At lower temperatures they found a polycrystalline 
growth and at 1000°C a black, loosely packed amorphous film, In making 
such a comparison, however, one has to  take into account the fact that 
the growth r a t e  can have a large influence on the layer  perfection. 
f i lms  grew at about 0. 15 pm/min. 
r e su l t s  in a poorer film. 
r a t e  of the silicon film cannot be increased to  very  large values. 
every  mole of silane which t ravels  towards the surface and which is  
decomposed, two moles  of hydrogen a r e  generated. The hydrogen, which 
flows away f rom the substrate surface, limits the number of silane molecules 
which can diffuse to the substrate. 
The distorted s t ructure ,  obtained at  
Our 
Increasing the growth rate  usually 
With the employment of silane, the growth 
F o r  
- 10-  
Because of the latt ice misfit  between the (001) silicon plane and 
the (01T2) plane of sapphire, it i s  not possible to grow a silicon layer 
which is a s  defect-free a s  an epitaxial silicon layer  on a silicon substrate. 
The growth starts with the formation of individual nuclei which grow la rger  
and la rger  until they finally touch each other,  forming a continuous layer. 
Where the crystall i tes grow together, translation boundaries a r e  formed. 
These can be considered a s  the origin of a defect structure,  as the silicon 
film grows thicker. 
these defects can be corrected t o  a certain extent. 
the specimens to be heated to  temperatures  at which a large quantity of 
aluminum diffuses f rom the substrate into the silicon. 
improves the s t ructure  but lowers the resist ivity t o  values in the neighbor- 
hood of 0.1 S2-cm. 
scattering centers  which can influence the c a r r i e r  mobility, provided the 
f r ee  path length of the c a r r i e r s  is larger  than the diameter of the a r e a s  
between the translation boundaries. 
and 100 pm wide silicon s t r ips  were  found to  be essentially the same for all 
deposition temperatures.  Therefore, it can be assumed that the dimensions 
of the coherent ranges between the  translation boundaries a r e  well below 
the 100 p.m of the investigated silicon strips.  
By means of an annealing o r  recrystallization process ,  
However, this requires  
The annealing 
Defects caused by the translation boundaries act as 
The mobility values obtained on 2500 
The relative mobility values for n-type silicon films generally a r e  
lower than those for p-type. 
10 percent for an n-type silicon film on a 0' oriented substrate and 45 to 55 
percent on a (1T02) oriented substrate. Our runs yielded n-type specimens 
which were typically between 0. 04  and 0. 12 Q-cm, with relative mobility 
values between 10 and 50 percent. 
we have measured was 420 cm /Vsec. 
0.13 Q - c m  and the c a r r i e r  concentration about 10 /cm . 
Robinson and Mueller (Ref. 22) reported 
The highest absolute mobility value 
2 The resist ivity of this sample was 
17 - 3  
When intentional doping is  not applied, the silicon films grow p-type. 
This p-type impurity has been identified as aluminum (Ref. 23). 
n-type fi lms, the addition of an  n-type impurity (arsenic)  will compensate 
f o r  the p-type impurity and render  the film n-type. 
additional scattering centers  which reduce the mobility considerably. 
To obtain 
This procedure introduces 
- 17- 
11. DEVICE THEORY 
The theory of a space-charge-limited dielectric tr iode w a s  derived 
by Wright (Ref. 34) and discussed in the application for  a dielectric tr iode 
(Ref. 35). The theoretical  current-voltage character is t ics  a r e  represented 
by: 
where the amplification factor,  
of the device by: 
my is related to the geometrical  parameters  
Space-charge-limited cur ren ts  were included in a theory of the insulated- 
gate field-effect t rans is tor  by Geurst  (Ref. 36), who also pointed out that 
the space-charge-limited current  between two knife-like contacts is given 
by: 
Equation (3) w a s  further founded theoretically and discussed wi th  respect  
t o  space-charge-limited cur ren ts  in thin semiconductor layers  (Ref. 37). 
The relation of I proportional to L 
t o  L-3 as predicted by the Mott-Gurney relation: 
-2 instead of the relation of I proportional 
pneseoA 2 
I =@) L3 vD 
was experimentally reported to  exist by Polke, Stuke and Vinaricky 
(Ref. 38) on thin layers  of crystall ine S e .  
The theory of the surface gate dielectric tr iode w a s  developed by 
Rittner and Neumark (Ref. 39) as an extension of the theoretical  work by 
Geur st (Refs. 36, 37) and predicts triode-like character is t ics  with voltage 
cur  r ent char act  e r  i st ic s of: 
-18- 
This equation is  valid for m >> 1 and the amplification factor at cut-off for 
a finite source and drain electrode thickness (r  in  the analytical theory) 
was given as: 
0 
0 ( 6)  
and the pinch-off potential, V per unit width, W, was defined by: 
0’ 
qN Lh 
0 v =  
0 2 G S G 0  
It should be pointed out that both of the SCL-triode theories  apply 
to t rue  dielectric t r iodes,  where the electron injecting contact is  an  ohmic, 
metall ic contact to  the high resistivity semiconductor and the ga te  covers  
completely the source to  drain gap. 
silicon-on-sapphire s t ructure ,  however, contains pn-junctions of finite 
c ros s  section for  source and drain contacts and due to  charge accumulation 
o r  depletion, the boundary at the electron injecting source pn-junction i s  
not fixed and is moving with respect  to applied gate potentials. 
t h e  differences in  the geometrical  models of Wright (Ref. 34)  and Rittner 
The lateral thin-film SCL-triode in  
In spite of 
and Neumark (Ref. 39) in  comparison t o  the s t ructure  of the silicon-on-sapphire 
SCL-triode (Ref. 40), reasonable assumptions have been made to  allow a 
comparison of both theories with the experimental voltage-current character-  
i s t ics  of SCL-triodes under investigation. 
-19- 
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111. DEVICE DESIGN AND FABRICATION 
A. MASK DESIGN 
Figure  6 shows the basic set  of masks  used t o  fabr icate  the space-  
charge-limited triodes.  
Corporation in Van Nuys, California and were received on September 21, 
1966. 
December 16 and designated No. 8) which left a wider bridge t o  the gate 
contact pad. Mask No. 3, which removes the oxide only over that portion 
The masks were fabricated by Electro-Mask 
Mask No. 5 w a s  la ter  replaced by another mask  (received on 
of the channel which is  t o  be covered by the gate, was later replaced by 
another mask  (designated No, 7) which removed the oxide over the en t i re  
channel. Mask No, 7 was used only once, af ter  which  it w a s  decided to  
s t r i p  all the oxide f rom the wafer at this point. 
Mask No. 6 w a s  designed t o  remove the oxide layer  between the 
edge of the gate and the drain pn-junction and thus eliminate the formation 
of a "floating" channel when the device is exposed t o  ionizing radiation. 
F igure  7 shows both the standard s t ructure  and the radiation-hardened 
design of a space-charge-limited triode. 
A 1/2 inch diameter  sapphire substrate  with approximately 300 
isolated SCL-triodes i s  shown i n  Figure 8. 
50 mils x 70 mils with 10 t r iodes of various geometries.  
separated f rom the mas te r  w a f e r  by diamond scribing. 
Also shown i s  a sapphire chip 
This chip w a s  
Of the 10 t r iodes on a chip, five have a channel width of 5 mi l s ,  and 
Only the l a rge r  devices the other five have a channel width of 25 mils. 
( those with the 25 mil channel width) were  used for the work done on this  
contract .  
LD The nominal dimensions of the five devices are given below. 
is  the source-drain distance,  and LG is the length of the channel which 
is covered by the gate. 
Device LD 
101.1. 
61.1. 
61.1. 
61.1. 
- 
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The values given for LD and L a r e  those which would be obtained G 
with no la te ra l  spreading of the  diffusion. 
on the finished devices are generally l e s s  than this ,  depending on the diffusion 
cycle used and on the quality of the silicon film (see  discussion in Part E 
of this Section). can also be affected by e r r o r s  in  
mask  alignment. 
The actual values of L, and LG 
The actual value of L G 
B. SILICON PROCESSING 
The start ing mater ia l  for  the SCL-triodes i s  normally 2 to  20 C2-cm 
p-type silicon on a half-inch diameter sapphire substrate. 
t h e  epitaxial silicon i s  described in  Section I of this Report.) 
i s  always mechanically polished to the desired thickness (-2p) before 
being used for device fabrication. 
(The growth of 
The silicon 
1. Isolation Mask (Mask No. 1). This mask  is  used t o  
obtain complete isolation of each device f rom all 
other devices. After standard masking procedures,  
the excess  silicon is etched away with a combination 
of HF, HN03, and acetic acid in such a way a s  to 
obtain a tapered edge (rounded corners)  on the 
silicon islands. 
masking techniques and the etchant used. 
etching, the photoiresis t  is  stripped with hot 
This taper is a result  of combined 
After 
H2S04 and HN03. 
2. Clean in  deionized water. 
3.  Grow 5000A of S i02  - 5 minutes dry,  50 minutes wet, 
15 minutes dry  at 115OOC. 
of s team, introduced into the quartz tube at about 
1 atmosphere pressure.  
The w e t  cycle consists 
4. Source-Drain Mask (Mask No. 2). Standard 
photolithographic techniques used to open 
windows in the oxide fo r  source-drain diffusion. 
Clean in  hot H2S04, HN03, and deionized water,  
then r inse  to purity (using pH meter)  in  running 
deionized water. 
5. 
- 24- 
6. 
7. 
8. 
9.  
10. 
11. 
12. 
13. 
14. 
15. 
16. 
Source-drain deposit, P0Cl3  at 93OoC, 3 minutes 
dry,  10 minutes wet, 3 minutes d ry  - resultant 
surface concentration 5 x 1 0 ~ 9 1 ~ ~  
Source-drain drive,  2 microns deep, 35 minutes 
wet, 10 minutes dry  at 1 15OoC. 
Oxide Removal Mask (Mask No, 3 o r  No, 7). 
Standard photolithographic techniques used to 
remove the oxide over the channel, 
all the oxide on the wafer can be removed. 
Grow gate oxide - 10 minutes wet, 10 minutes 
d ry  at 1025°C. 
Apply P205 glass layer - P0Cl3  for  15 minutes 
at 9 3OOC. 
Clean in  hot deionized water to remove excess 
phosphorus 
Contact Mask (Mask No, 4)* Standard photo- 
lithographic techniques used to open windows 
in  the oxide for the source and drain contacts. 
Clean in running deionized water a minimum of 
10 minutes, and blow dry with nitrogen jet ,  
Evaporate aluminum, 4000 to  60001. 
diffusion-pumped vacuum system with liquid 
nitrogen cold t r a p  and a p res su re  of about 
1 x 10 mm Hg. Ion bombardment used for 20 
minutes pr ior  to evaporation of aluminum. 
Contact Pat tern Mask (Mask No, 5 o r  No. 8). 
Standard photolithographic technique s used e 
off undesired aluminum. 
Alloy aluminum -546°C for 10 minutes. 
3 
Alternatively, 
Done in 
- 6  
Strip 
C. DISCUSSION OF PROCESSING PROBLEMS 
The processing of silicon-on-sapphire field-effect devices leads 
t o  difficulties which are not normally encountered in  the fabrication of 
such devices on bulk silicon. 
of the silicon. 
The main difficulty arises from the qual i ty  
Although some of the silicon fi lms have essentially bulk 
-25- 
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mobilities, they a r e  in  general  far from being single crystals .  
s t ructural  defects in  the film may cause i r regular i t ies  in  the diffusion 
process ,  so that the diffusions may go deeper than intended. 
la rge  number of source-drain shorts  have indeed been observed on the 
devices fabricated for this contract. 
par t  of this Report. 
The 
A very  
This problem is discussed in  another 
Another difficulty is due t o  the fact that the sapphire is not an iner t  
substrate at elevated temperatures ,  At elevated temperatures ,  it appears 
that aluminum diffuses out of the sapphire and into the silicon (Ref. 23). 
Films which a r e  grown at higher temperatures  (e.g. 1150OC) tend t o  be 
low resist ivity p-type, while films grown at lower temperatures  a r e  
somewhat higher in  resistivity. Also,  heat t reatments  in hydrogen at 
1000 - 1200OC produce a decrease in  resist ivity of the p-type silicon films. 
It w a s  therefore assumed that the resist ivity of the silicon should decrease 
during the processing of the SCL-triodes. 
In order  to  obtain a measure  of the change in  res is t ivi ty  during 
processing, two silicon-on-sapphire samples of known resist ivity were 
oxidized and their  res is t ivi t ies  measured again after removing the oxide. 
Contrary to  what was expected, the resist ivity of the first sample increased 
f r o m  5.4 S2-cm to  11.1 a - c m ,  and that of the second f rom 4.86 S2-cm to  
12.1 S2-cm. 
was 19.4 a - c m .  
minutes wet, and 25 minutes d ry  at 115OoC, and the resultant oxide thickness 
w a s  about 8 0 0 0 i  . 
actual processing of the SCLtr iodes .  
The f i r s t  sample was then re-oxidized, after which the resist ivity 
In each case ,  the oxidation cycle w a s  5 minutes dry,  85 
This oxidation cycle closely simulates that used in  the 
Since this resul t  could be explained simply by a decrease in  mobility 
with no change in c a r r i e r  concentration, the experiment was repeated on 
two Hall  samples so that both p and p could be measured. 
2 Sample P(Q -cm) p(cm /Vsec) 
Before After Before After -
S-469B 1.98 7.6 175 148 
S-469A 5.4 27.3 151 95 
-26- 
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The resu l t s  do indeed show a decrease in mobility, but the change 
in  p is mainly due to  a decrease in ca r r i e r  concentration. 
(Refs. 41, 42) that p-type dopants a r e  strongly depleted f rom an oxidized 
silicon surface. 
t o  the thickness of the silicon films used in  this experiment, so that a 
large decrease in  the concentration of the aluminum acceptor a toms resul ts ,  
This s eems  to  be the most reasonable explanation for the observed changes 
in resist ivity.  
It i s  known 
The depth t o  which the depletion extends can be comparable 
Another potential problem a rea  is  the formation of surface s ta tes  
at the silicon-sapphire interface,  as reported by Heiman (Ref. 43). 
depletion-mode devices, these surface s ta tes  can prevent complete pinch- 
off f rom occurring. 
s ta tes  during heating in hydrogen, and acceptor states during heating in 
dry  oxygen. 
In 
Hciman has observed the formation of donor surface 
D. SUMMARY OF LOTS FABRICATED 
The total number of lots processed during the period of this contract 
In general, the lots NAS-5 through NAS-9 was 15, starting with lot NAS-5. 
yielded very  few operable devices due t o  problems in  etching and mask  
design. 
delivery of the new se r i e s  (81172). 
The old masks (Series 4565 and 81113) were used while awaiting 
Lots NAS-6 and NAS-8 yielded a few good triode units which were 
Lots NAS-5, -7 and -9 (none of mounted and bonded for measurements. 
which yielded any devices) were used to  evaluate various types of deposited 
gate insulator S. 
NAS-10, s tar ted 9-19-66: 4 w a f e r s ,  using mask  set  81172 which 
is shown in Figure 6. 
but the run  was split into two lots to  t r y  to  determine the feasibility of 
applying the isolation etching before and after the diffusion step. 
was diffused first and then isolated, whereas 10B w a s  isolated first and then 
diffused. 
cutting. 
mounted for measurements.  
a higher surface concentration ( ~ 3 7  x 1019cm-3) for the source-drain 
Normal diffusion and oxidation cycles were used 
NAS-1OA 
Lot 10B was damaged at the contact mask  step by extreme under- 
Lot 10A finished processing on 10-24-66 and units were diced and 
NAS-11, s tar ted 10-11-66: 3 w a f e r s ,  using mask  set 81172 and 
-27- 
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diffusion. One wafer was separated for testing isolation versus  diffusion 
as in lot 10. NAS- 1 lA, 2 wafers,  diffusion a s  fir st step, had bad under- 
cutting at the contact mask  step but some of the devices survived the alloying 
and were  mounted. 
Two attempts were made to  salvage this lot but were unsuccessful. 
NAS-11B was destroyed at the contact mask step again. 
NAS-12, started 10-15-66: 2 wafers with boron diffusion (p-channel 
devices) using mask  set  81113 f rom the previous contract NAS 12-5, with 
L f rom 10 to 25 pm. One wafer sent to Malibu (M. Braunstein) for 
special  gate insulation. 
but the undercutting problem occurred at the contact mask s tep again. 
units were shorted because the wrong mask  numbers were specified on 
the processing sheet. 
D 
The remaining wafer was processed normally 
All 
NAS- 13, started 1 1  -23-66: 2 wafers with a higher surface concen- 
Specified surface concentration 
The mask with the wider 
tration for the source-drain diffusion. 
( =4 x 1019cm-3) was not a s  high a s  NAS-11. 
bridging of the silicon step (no. 8) w a s  used for the aluminum electrodes. 
One wafer was badly undercut and all units were shorted (gate-to-source 
and gate-to-drain). 
after contact masking, so it was reworked, but without success.  
The other wafer showed extremely severe undercutting 
NAS-14, star ted 11-28-66: 2 wafers,  a repeat of lot NAS-12 
(p-channel devices) with the correct mask  numbers specified on the pro- 
cessing sheet. 
processing. 
showed microplasmas. 
a normal  source-drain diffusion (M 2 x 1019cm-3). 
was rejected after source-drain diffusion because of poor Si character is t ics  
(g ross  crystalline imperfections). 
processing with the gate oxide having been re-grown twice (second time 
after removing all oxide on wafer), 
The new mask  (81172-8) was used for aluminum electrodes. 
The wafer with the thermally grown oxide completed 
Some good devices were found on this wafer. Some devices 
NAS-15, star ted 12-2-66: 3 wafers using mask  se r i e s  81172 and 
One wafer (S-297D) 
The remaining 2 wafers completed 
Both wafers yielded some good units. 
NAS-16, star ted 12-19-66: 2 wafers ,  mask ser ies  81172 and 
normal  source-drain diffusion. 
the a r e a  for the gate oxide growth, 
The new mask 81172-7 was used to  open 
Some undercutting occurred on one 
-28- 
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wafer and both were re-worked by stripping all oxide off before growing 
gate oxide. 
currents.  
Both wafers were rejected due to gate shorts  and high leakage 
NAS-17, started 1-20-67: 2 wafers, mask  s e r i e s  81172 and source- 
19 3 drain diffusion surface concentration of M 5 x 10 
removed pr ior  t o  gate oxide growth. 
used for the aluminum electrodes to  determine if the tapering of the edges 
of the silicon islands was as good as it looked. The devices worked and a 
fair yield f rom both wafers was realized. 
bonded. 
/cm . All oxide was 
The original mask  (81172-5) was 
Devices were mounted and 
NAS-18: By mistake, no wafers were processed using this lot 
number. 
NAS-19, started 2-22-67: 2 w a f e r s ,  mask s e r i e s  81172, diffusion 
19 3 concentration w 5 x 10 
and mask No. 8 was used for aluminum electrodes. 
any good devices - all had high leakage currents  or  leaky gate insulation. 
/cm . All oxide was removed pr ior  to gate growth 
Neither wafer yielded 
NAS-20, started 2-23-67: 2 wafers, mask s e r i e s  81172 and diffusion 
19 3 concentration 5 x 10 /cm . The processing was essentially the same as 
for  NAS-19. 
oxide on wafer S-421D exhibited a low breakdown voltage. 
mounted and bonded. 
Both wafers yielded some good devices although the gate 
Devices were 
E. 
15 lots 
were  a 
DISCUSSION O F  YIELD 
As may be gathered f rom the preceding section, the yield f rom the 
processed under this contract was very  low. 
complete loss ,  and only a few had a reasonable number of good 
Many of the wafers 
devices. 
contract  period was about 50, with only about 10 of them having geometries 
4 or 5. 
The total number of operable devices on hand at the end of the 
The low yield can be attributed mainly to three factors:  
1. The quality of the mater ia l  is not adequate to  achieve well- 
controlled diffusions. 
presence of a large number of source-drain shorts  on devices 
1 and 2. 
This can be concluded f rom the 
The source-to-drain distance, LD, for these 
-29- 
1 
geometries is nominally lop, and so one would not ordinarily 
expect many source-drain shorts  to occur. Indeed, devices 
fabricated f rom the same set  of masks  on bulk silicon a s  
par t  of another program exhibited very few source-drain 
shorts.  The fact that the source-drain shorts  occur in the 
thin-film silicon-on- sapphire but not in the single-crystal  
bulk silicon suggests t h a t  the shorts a r e  due to  the s t ructural  
imperfections in the thin-film silicon. It is speculated 
that diffusion of impurity atoms proceeds more  rapidly 
through imperfections in the film (e. g. , along grain boundaries). 
Anomalously deep diffusions and i r regular  diffusion fronts 
have, in fact ,  been observed (Ref. 23) in  silicon-on-sapphire 
films which have not been heat-treated after growth. 
The source-drain spacing of devices 3, 4 and 5 was chosen 
too small. 
contract with these geometries had source-drain shorts.  
The mask  dimensions a r e  such that LD, the source-drain 
spacing, is 6p-2DY where D is the la te ra l  diffusion depth. 
The diffusion-drive cycle chosen w a s  such as to  give D = 2p 
in  single-crystal  silicon. This diffusion depth was chosen 
because the thickness of t he  silicon fi lms w a s  typically 2p, 
and it was required that the diffusion go all the way down to 
the sapphire so as to  minimize capac i thces .  If the la te ra l  
diffusion is the same as  the vertical  diffusion depth, this 
D’ se ts  an  upper limit (with the present masks) of 215. on L 
which i s  hardly sufficient. 
diffusion depth is larger  than the la te ra l  diffusion depth, as 
has been reported (Ref. 44) it should be possible to obtain 
L 
t o  dr ive the diffusion all the way to the sapphire substrate. 
Considerable experimentation (e. g. , with other types of 
gate insulator) was done on some of the lots processed ear ly  
in  the contract period. 
which w e r e  later resolved. 
2. 
Virtually all of the devices fabricated under this 
If, on the other hand, the ver t ical  
> 2p, providing that the drive cycle is just  sufficient D 
3. 
In addition, there  were etching problems 
- 30- 
As a resul t  of improvements in processing made during the contract period, 
the yield on the last five lots w a s  considerably higher than on the ea r l i e r  
lots. 
further improvements can be expected. 
time seems to be the s t ructural  quality of the silicon films. 
With increased knowledge of the diffusion process  in  silicon-on-sapphire, 
The fundamental limitation at this  
-31- 
IV. DEVICE EVALUATION 
A. CORRELATION BETWEEN THEORY AND EXPERIMENT 
To compare the theories of dielectric tr iodes and the space-charge- 
limited current  components which a re  expected for the silicon-on- sapphire 
s t ructure ,  the following parameters  were used: 
(Width of device) -2 W = 6.25 x 10 cm 
- 4  
- 4  
-5  
- 4  
= 8 x 1 0  c m  (Length between source and drain) LD 
h = 2 x 1 0  c m  (thickness of semiconductor) 
t = 1 x 1 0  cm (thickness of insulator) 
r = 2 x 1 0  cm (thickness of electrodes) 
e. 8 = 1 / 2 x  10 F/cm (absolute dielectric constant for SiOz) 
e e  = 1 x 10-12F/cm (absolute dielectric constant for Si) 
pn 
-12 
1 0  
s o  
(mobility of electrons) 2 = 500 cm /Vsec 
These geometrical  parameters  resemble the experimental devices 
2 used for  correlation. 
t ive of the present film mater ia l  and was confirmed by Hall Measurements. 
(See Section 11, Material Preparation.) Figure 9 presents the voltage- 
cur ren t  relation using the parameters  listed above for:  
The electron mobility of 500 cm /Vsec i s  representa-  
A. The space-charge-limited current  relation according 
to Geurst  and Equation 3 .  
The space - charge -limited current  relation according 
to  Mott-Gurney and Equation 4. 
The current  component at gate voltage equal to  zero  
according t o  Wright and Equation 1. 
The current  component at gate voltage equal to  zero  
according to Rittner -Neumark and Equation 5. 
B. 
C. 
D. 
One experimental point is shown in Figure 9 for SCL-triode NAS 3 - 7  
The actual current  values for the tr iodes are 
With reasonable adjustments 
with VG = 0 at VD = 30 volts. 
confined to  the region between curve B and C. 
in  LD, h and p the current  in silicon-on-sapphire films can be expressed n’ 
- 32- 
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I 
by the  Mott-Gurney relation for space-charge-limited current  in a solid. 
Since the silicon film has a length t o  thickness ra t io  of 4 to  1, one would 
expect a closer approximation f r o m  the Geurst  theory (Ref. 37) and 
curve A. 
for  device NAS 3-7 requires  either very low mobility values,  which a r e  
unlikely, o r  LD values much larger  than the actual separation of source 
and drain contact. Further  investigations a r e  needed to clarify the app1ic.- 
ability of either Equations (3) or (4) t o  descr ibe the zero-gate bias cur ren t  
in  the silicon-on- sapphire structure.  
Adjusting pn and LD in Equation (3 )  to  f i t  the experimental point 
Figure 10 presents computed triode character is t ics  with the listed 
parameters  according to  the Wright theory and Equation (1) and the Rittner- 
Neumark theory (Ref. 39) according to Equation (5). The magnitudes of the 
cur ren ts  and the amplification factors  for both theories differ by roughly 
a factor of 4 for  the identical geometry. When compared with the experi-  
mental voltage-current characterist ics of SCL-triode NAS 3-7, which a r e  
shown in Figure 11 , the Wright theory is off by a factor of 3 and the Rittner- 
Neumark theory by more  than an order of magnitude. 
amplification factor m 
very  high and not realist ic.  
give agreement with the experimental point at V 
values cannot explain the low amplification factor of 5 for  the experimental 
triode. 
t, LD would have t o  be unreasonably short ,  e. g. , 0.5 to 1.5 pm. 
A reasonable agreement between theory and experiment was obtained 
by using a first order  theory which is  based upon charge-control and t rans i t  
time concepts. (Ref. 10) The current-voltage relation is: 
In particular,  the 
= 64, which w a s  obtained f r o m  Equation (6),  is 
0 
Although tk Wright theory can be adjusted to  
- 0 ,  t he  geometrical  G -  
To obtain m = 5 from Equation (2)  with reasonable values of h and 
and the amplification, m at cut-off is: 
0, 
2 LD 
0 LG 
m = I t  (-) 
L J 
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The theoretical  curves in Figure 12 were matched to  the experi-  
mental  data of Figure 11 at the operating point VD = 0 by adjusting the 
mobility value, which was selected t o  equal 610 c m  /Vsec. 
recessed  gate s t ructure  of the tr iode,  2LG = LD, and f r o m  Equation (9)  
we obtain then m = 5. F o r  the experimental tr iode at V - 30 volts, 
m is approximately 5. The deviation of the experimental  curves  f rom 
2 
In the 
O D -  
0 
t h e  theoretical  curves  at dra in  voltages below 30 volts s tems f rom a residual 
conduction current ,  which has disappeared at 77'K ( s e e  Figure 11) owing 
t o  carrier freeze-out. 
The first order  modulation effect caused by the applied t r ansve r se  
gate voltage in the SCL-triode is the charge distribution in the vicinity 
of the source pn-junction. 
the n 
decreased until at a sufficie-ntly high negative bias the electron flow i s  
halted and the cut-off condition is  reached. 
voltage the electrons leaving the nt source region a r e  accelerated and 
the d ra in  cur ren t  increases .  This increase in cur ren t  (and in tu rn  the 
modulation efficiency of a recessed  gate s t ructure)  will cease  when, at 
a sufficiently high positive gate voltage, the "virtual" cathode has moved 
t o  the edge of the gate electrode on the side looking towards the drain pn - 
junction. 
F o r  a negative gate voltage, electrons leaving 
t source region a r e  opposed by an electric field and the cur ren t  is 
In the case  of a positive gate 
t 
This effect was experimentally verified and typical device charac te r  - 
i s t ics  are shown in Figure 13. At VG > > VD the tr iode 
a space-charge-limited diode and the cur ren t  i s  given by 
becomes essentially 
The envelope of the limiting cur ren t  gives a square-law character is t ic  
according to  Equation (10). Specific charge distributions for the positive and 
negative gate voltage operation of the SCL-triode a r e  schematically shown in 
F igure  14. 
plotted on conductivity paper (Teledeltos of 10 K-S2/O sheet resist ivity) 
similar to  the method applied by Rittner and Neumark (Ref. 39) for the 
sur face  gate dielectric triode. The dielectric mater ia l  of the insulated 
The equipotential lines fo r  the recessed  gate s t ructure  were 
-37- 
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gate in the silicon-on- sapphire structure was simulated by cutting slots 
into the paper with a 4 to  1 length-to-width ratio. 
modification reduces the dc current  flowing in the gate loop. 
gives the equipotential lines for a device geometry with L /h = 5 and 
h/t = 8. The drain voltage was t45 volts in  all cases .  Figure 15(a) with 
V 
source contact,, 
condition fo r  electron flow. 
V 
in  the vicinity of the source-gate region. 
paper,  with removed gate contact and simulated insulation, i s  shown in 
Figure 15(d). 
This geometrical  
Figure 15 
D 
= -1 v shows the opposing field action to electrons emanating f rom the 
Figure 15(b) with V = -5  v demonstrates the cut-off 
The positive gate voltage operation with 
G 
G 
= t 1 0  v is shown in Figure 15(c) indicating the acceleration of electrons G 
The uniformity of the conductivity 
B. HIGH FREQUENCY PERFORMANCE 
The devices mounted on TO-5 headers f rom lot NAS-1OA were 
electrically evaluated. 
6 mA/volt for a drain separation of 4 t o  6 pm. 
NAS 12-5 measured dc transconductances of 1 to 2 mA/volt for a drain 
separation of 8 to 10 pm. 
inversely proportional to the square of the source-drain spacing, a reduction 
of LD by a factor of two should increase the transconductance by a factor 
of four.  
frequency of oscillation 
These devices exhibit dc transconductances of 4 to 
The devices f rom contract 
Since the transconductance increase should be 
If the feedback capacitance, CI2 ,  i s  then the same,  the maximum 
gm 
f max -2rrClz 
should also be increased by a factor of four. 
ments  of Y-parameters  and power gain. 
m e t e r s  for SCL-triode NAS 3-  6 with LD 
for  SCL-triode NAS-1OA with LD 
NAS 3 - 6  with LD = 8 pm has a f 
% 4 GHz a s  expected f rom the reduction of L LD = 4 pm has a fmax 
the result ing increase in g 
This was confirmed by measure-  
F o r  comparison a set  of Y-para- 
8 pm i s  shown in Figure 16 and 
4 pm is shown in Figure 17. The device 
1 GHz and the device NAS-1OA with max 
and D 
It is  striking and should be remarked that the me 
feedback capacitance C12, where Y 1 2  = WC12, is the same for both devices 
-42- 
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having the same width w = 6.25 x 10-2cm (25 mils). Since this capacitance 
in  combination with the transconductance according to E quation 11 gives 
the frequency limitation of the device, it w a s  further analyzed to  determine 
i t s  physical origin. 
extending f rom source to  drain,  the recessed or  offset gate s t ructure  
(Ref. 40) has the advantage of presenting the lowest possible dielectric 
feedback capacitance. The capacitance can be given by two conducting 
plates (the drain and source electrodes) in  one plane. The solution for 
the capacitance of such a configuration leads to elliptic integrals,  but by 
expanding the complete elliptic integral in s e r i e s  and neglecting t e r m s  of 
higher order  , the following equation w a s  derived: 
Compared to  a regular MOS-transistor with full gate 
r 8 EoW In (9 
cf Tr 
where W is the width of the gate and drain electrodes,  a = (L  -L )/2 and 
b = (LD t L)/2. 
D G  
With LD = 10 pm, LG = 5 pm and electrode length 
3 
L = 2.5 x 1OmLcm (10 mi ls ) ,  
with W = 6.25 x 10-2cm and 
Cf . 12pF 
Equation (12) gives for the present devices 
c = 11 
Changing LD o r  LG in the device structure produces only small  changes 
The constant device capacitance, in  spite of the geometrical  variations 
f r o m  the 10 pm to  the 5 pm source-drain spacing, i s  therefore  attributed 
t o  the capacitance derived f rom W, a, and b plus the parasit ic header 
capacitance, C 
F r o m  the Y12i measurement a t o t a l  capacitance of 0. 3 p F  is calculated 
which i s  approximately the sum of the theoretical  feedback capacitance 
Cf =. 2 pF. P 
This low feedback capacitance, 
stable up to  the maximum frequency of oscillation. The device s t ructure  
is suitable for  distributed amplifier design and could lead eventually to  a 
a 
in  Cf, since the logarithmic function var ies  very  slowly when ;E > 10. 
which w a s  measured at 100 MHz and amounts to 0.2 pF. 
PY 
. 12 p F  and the measured parasit ic header capacitance C 
renders  the SCL-triode unconditionally c12’ 
-45- 
traveling-wave t rans is tor  as described by McIver (Ref. 46) for a bulk 
silicon MOS- structure.  
Microwave propert ies  of SCL-triodes,  when mounted in TO-5 
encapsulations, cannot be realized above 1 GHz since the package has a 
self-resonance frequency anywhere f rom 800 MHz to  2 GHz depending upon 
the parasi t ic  device capacitance plus the header capacitance and the lead 
inductance of the wirebond. 
resonance effect causes  Y 
the resonance frequency, a s  indicated by the measurement  in Figure 17. 
The power-gain of device NAS-1OA at 1 ,  1.5 and 2 GHz w a s  measured in 
the GR-Transfer  Function Bridge at a perfect A/4 - tuning of the input and 
output line without compensation of the parasi t ic  elements of the device 
itself, and with compensation by tuning the lines slightly to  obtain matched 
and maximum available power gain. Both measurements  a r e  presented in 
Figure 18 and reveal  a 6db/octave power-gain fall-off with extrapolated 
maximum frequencies of oscillation of 3. 2 GHz and 4 GHz respectively. 
This value is in good agreement with the Y-parameter measurement of 
the same device in Figure 17, where at Y Z l r  = Y l Z i  a frequency of 3 GHz 
is obtained. 
F o r  the present devices f res  a 1.5 GHz. The 
- to  increase ,  ra ther  than decrease ,  at 21r - gm 
The frequency response of SCL-triodes with the recessed  gate 
s t ruc ture  was investigated with respect to  optimal geometrical  control 
using photolithographic techniques and the silicon-on- sapphire material .  
vs. L for  device s t ructures  withvarying D Experimental  points for  fmax 
LD, the distance separating source and drain contact, a r e  presented in  
Figure 19. 
produced devices with LD = 4 pm ( - 4  x 10 
of 5 mA/volt and a feedback capacitance of 0.3 pF  at VD = 10 volts and 
I = 10 mA, the maximum frequency of oscillation w a s  4 GHz. F o r  devices 
with l a r g e r  LD values,  transit time effects revea l  a theoretical  relation of 
Present  state-of-the-art  photolithographic technologies have 
- 4  cm). With a transconductance 
D 
where 
-46- 
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D 
This relation i s  experimentally confirmed ( see  Figure 19) for L 
values la rger  than 4 pm. 
of hot electron behavior at an electric field, E ,  greater  than 2 x 10 V/cm 
will result  in a t ransi t  t ime of 
For  devices with LD smaller  than 4 pm the onset 
4 
where v 
frequency of oscillation, f 
range of e lectr ic  fields according t o  Equation (1  3). 
lithographic techniques and silicon-on- sapphire mater ia l ,  device s t ructures  
with LD 2 pm should be possible with a visualized potential application in  
the microwave frequency region up to  8 GHz. 
is the limiting velocity of the hot electrons. The maximum 
-1 lim i s  therefore proportional to L in this D max' 
With improved photo- 
C. M O D E S  OF OPERATION 
In a first order  approximation the current-voltage character is t ics  
of the thin-film space-charge limited triode with dielectric surface gate 
can be represented by: 
L 
for  the positive gate operation. Equation (15) reduces to: 
ID 
2 
vD (z) 2 
J 
when the virtual cathode for electrons moves close to the edge of the gate 
electrode on the side of the drain contact. For  the negative gate operation 
the drain-current  is given by: 
I 
ID - pnCD LD2 (vD - vc) 1 (&I vG (17) 
It is evident when comparing Equation ( 1  6) with ( l a ) ,  that the positive gate 
operation should have the higher frequency response,  since the electron 
-49- 
t ransi t  t ime i s  always l e s s  in this mode of operation compared to a 
geometrically equal s t ructure  operating with negative gate voltage. 
was confirmed experimentally by measuring the cut-off frequency of the 
This 
transconductance gm - - '21r* 
To explain the positive and negative gate operation of the space- 
charge-limited triodes,  the built-in voltage at  the SiOz-Si interface has 
to be taken into consideration, which also gives an indication of the band 
bending in  the "floating"channe1. The "floating" channel is the portion between 
t h e  edge of the gate electrode extending over to  the drain pn-junction. The 
built-in voltage i s  given by: 
vo = qNCH 
cG 
where q is the electron charge and N 
C 
inversion layer and the negative sign to an accumulation layer for  a p-type 
substrate.  F o r  standard MOS-transistors, Vo i s  identical to the threshold 
which can be easily determined f rom drain current-voltage voltage V 
character is t ics  in saturation a s  a function of applied gate voltage. 
measurement  i s ,  however, not possible and meaningful fo r  the space-charge- 
limited triode. 
and NAS 3-7, whose current-voltage character is t ics  at room temperature  
and liquid nitrogen temperature  a r e  shown in Figure 20 were correlated 
with gate capacitance versus  gate voltage measurements.  
me asurement  on the space-charge-limited triodes replaces the dc method 
used with the pentode-like MOS-T with full gate, since the flat-band voltage 
which can be determined from these measurements ,  is  related to  the 
is the charge in  the channel and 
The positive sign of this voltage applies to  an  
CH 
the gate capacitance. G 
THY 
This 
The positive and negative gate operation of device NAS 2-5 
The C-V 
V ~ ~ ,  
threshold voltage VTH and the built-in voltage V 
valence bands are flat out t o  the Si0 -Si interface, t h e r e  is zero  space-charge 
within the Si. 
"flat-band" condition is given by: 
When the conduction and 
0. 
2 
The capacitance per unit a r e a  of the silicon surface at this 
= q( € e o  N/kT) 1 /2 
'SFB 
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where q is  the electron charge, E C  
bulk c a r r i e r  concentration. 
dielectric capacitance CG and gives a fractional device capacitance decrease  
of 
10-12F/crn for  silicon and N i s  the 
0 
2 This capacitance i s  in s e r i e s  with the S i0  
in going f rom the maximum capacitance of the accumulation condition to  
the flat-band point. 
NAS 3 - 7 ,  whose output characterist ics a r e  presented in Figure 20, are 
shown in Figure 21. 
used and the gate voltage was swept f rom positive to negative polarity with 
a triangular wave form of 5 Hz. 
The C-V measurements for devices NAS 2-9 and 
For  this measurement a 500 KHz ac  signal w a s  
F r o m  these measurements  it i s  concluded tha t  negative gate voltage 
operation of device NAS 3-7 i s  caused by a positive built-in voltage of about 
seven volts, and the positive gate voltage operation of device NAS 2-9 i s  
possible when the built-in voltage i s  ze ro  o r  negative. 
of electrons and holes at zero  gate bias condition and cut-off condition for 
the negative gate operation i s  shown in Figure 14. 
operation has a conducting channel at V 
negative gate bias is required to cut off the device by depleting the surface 
under the gate electrode from electrons and accumulating holes to prevent 
the space-charge region from punching through the p-layer ( see  Figure 14b). 
In the positive gate operation, t h e  surface condition i s  near  flat-band or 
slightly depleted of negative charges at zero  gate bias ( see  Figure 14c). 
Applying a positive gate voltage will cause n-type inversion under the gate 
p-region and electron accumulation, 
moves closer  t o  the drain,  
starts to  "crowd" and modulation from the gate bias becomes ineffective. 
This was experimentally verified and indicates space-charge-limited 
operation of a diode with the electron source located at the gate edge. 
The charge distribution 
Since negative gate 
- 0 (Figure 14a), sufficient G -  
The virtual cathode for  electrons 
At very high gate voltages, the transconductance 
The operation a s  positive or negative gate space-charge-limited 
To obtain the devices with zero  tr iode can be controlled by processing. 
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built-in voltage a P 0 treatment of the thermally grown S i 0  gate oxide 
is used. 
an  atmosphere of POCl 
2 5  2 
The standard cycle is car r ied  out at 930'C for 15 minutes in 
3' 
The devices with a positive built-in voltage are fabricated by using 
a prolonged P 0 treatment of the S i 0  gate oxide. Since phosphorus is 
an  n-type impur'ity, diffusion takes place into the silicon surface through 
the thin S i 0  
2 5  2 
and a fixed n-type channel i s  created by pn-junction formation. 2 
HIGH TEMPERATURE STABILITY 
In order  to determine how well the SCL-triodes perform at elevated 
- D. 
t t empera tures ,  two devices f rom lot NAS-17 were placed in a temperature  
chamber and their character is t ics  observed as the temperature was raised. 
The devices were not continuously biased, but were turned on briefly to  
obtain photographs f rom the curve t racer  at 25' intervals up to a maximum 
tempera ture  of 250'C. 
the various temperatures.  
has geometry No. 2, while the lower has geometry No. 1. 
were operated in the enhancement mode (positive gate voltage). 
be  seen in  Figure 22(e) and ( f ) ,  the devices exhibit some hysteresis at 
225' and 250'. 
t o  be an  increase in the drain ser ies  resistance. 
125'C in the device with geometry No. 1. 
of the devices after cooling down to  room temperature.  
permanent changes have occurred in both devices. 
doping level is not high enough to  assure  good ohmic contacts, the most 
obvious explanation for the changes observed is a n  increase in drain se r i e s  
res i s tance .  
t empera tu res  throws some doubt upon this explanation. 
I 
Figure 22 shows the character is t ics  observed at 
The upper device in each set  of photographs 
The devices 
As can 
But a m a r e  serious problem is the appearance of what appears  
This f irst  occured at 
Figure 23 shows the character is t ics  
It is  obvious that 
Since the source-drain 
However, the fact that the contacts become worse at high 
E. RADIATION EFFECTS 
The major effect of y-radiation on the thin-film space-charge-limited 
t r iode with dielectric surface gate is a shift in gate threshold voltage, Vo, 
as in the case  of insulated gate pentodes. 
is usually caused by creation of positive charges in the S i02  near the 
A change in Vo by y-radiation 
-54- 
a )  T = 25°C S )  T = 10OoC c )  T = 150OC 
d )  T = 2OOOC e )  T = 225'C f )  T = 250'C 
Scale: 2 ma/division ver t ical  
5 volts/division horizontal 
1 volt/step 
F igu re  22: Voltage Current Characterist ics of Devices NAS 17B-2A 
and NAS 17B-2B at Various Operating Temperatures  
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Figure 23: Voltage Current Characteristics of Devices NAS 17B-2A 
and NAS 17B-2B at 25OC Showing Permanent Changes 
After Operation at Elevated Temperatures 
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Si-SiO 
Because of the functional relation between the drain cur ren t  and dra in  and 
gate voltage, the tr iode device is less  sensitive to  a given dose of radiation 
than the equivalent pentode, operated at the same current. In the  saturated 
MOS-transistor the changes in the channel are entirely controlled by the 
gate voltage so that the drain saturation cur ren t  is independent of dra in  
voltage and is given by: 
interface,  which induce negative charges at the silicon surface. 
2 
0 At a particular operating point, the change of IDS as a consequence of V 
changes is  given by: 
'IDS 
A vO AIDS = t ('Gt '0) 
In the space-charge-limited triode the space charge is controlled not only 
by the gate voltage but a lso by the drain voltage. The current-voltage 
character is t ics  are given by: 
The change of ID as a function of V is then approximately: 0 
21, 
(24) 
u 
A V O  - t  A ID 'vD ' ' G  "0) 
To compare the two devices, we  assume that both operate at the same 
.current ,  that  is ,  ID = IDS, and t h a t  for  an  equal exposure dose, AVO will 
be the same;  then by equating Equations (22) and (24), we obtain: 
- 'Gt v O  
'ID - 'IDS V D t  V G t  Vo 
-57- 
A IDS ' 
of the pentode by a factor of: 
F o r  V 
is smaller  than the drain current  change AI 
greater  than zero,  the change in drain current  of the tr iode,  D 
DS 
< I  vG '0 F =  
-+ '0 
The first radiation tes t s  performed under this contract were performed 
on a full-gate thin-film MOST and a half-gate thin-film SCL-triode (NAS 1-7). 
Figure 24 shows the current-voltage character is t ics  of both devices before 
and af te r  being exposed to a total dose of l o 4  rads  f rom the LINAC. Some 
change is seen in the character is t ics  of each device, but the changes a r e  
not la rge  enough for  any conclusion to be drawn regarding the relative 
radiation sensitivities of the pentode and triode. 
The next radiation experiments were car r ied  out on device NAS 6- 10, 
The current-voltage character is t ics  before and after radiation geometry 4. 
exposure are shown in Figure 25. rads  f rom the 
LINAC, a positive AI,, of about 0 . 2  mA is observed for  every operation point. 
0' It w a s  not determined whether this change of ID a rose  f rom a change of V 
or  if it a rose  f rom an ohmic leakage current  introduced in the floating 
channel or  ac ross  the drain pn-junction in parallel  with the normal current.  
5 After a total dose of 2 x 10 
A radiation-hardened version of the SCL-triode w a s  designed (see  
Figure 7) but was not fabricated. It w a s  felt that ,  although some increase 
in  radiation resis tance might resul t ,  this would be attained at the pr ice  of 
instabilities due to the nonpassivated channel region. 
phosphorus-doped oxide etches extremely rapidly, so that some etching 
of the oxide under the gate would certainly occur,  resulting in many shorted 
gates. There,  are, however, some other approaches to radiation-hardening 
which appear promising. 
In addition, the 
Ea r ly  in  the contract period, severa l  attempts were made to  fabricate 
devices with insulators other than thermally grown S i 0  The search  for 
other suitable insulators i s  motivated pr imari ly  by a des i re  for increased 
radiation resistance.  Silicon nitride, i n  particular,  has attracted considerable 
in te res t  as a radiation-resistant insulator for  field-effect devices. 
nately, the silicon nitride cannot be etched with standard photoresist techniques 
because the etch r a t e  is  so slow that the photoresist lifts off before the 
2' 
Unfortu- 
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RADIATION EXPOSURE O F  
THIN-FILM MOST WITH F U L L  GATE AND 
THIN-FILM SCL-TRIODE WITH HALF GATE 
# 1  Ver t  ID = 2mA/DIV 
Horiz. VD = 5V/DIV 
Gate VG = t l V / S T E P  
Before After 
Irradiation 
# 2  Vert .  ID = lmA/DIV 
I 
I 
~ 
Horiz. VD = lOV/DIV 
Gate VG = t lV /STEP 
Before After 
I r radiat ion 
4 Exposure to  a total  dose of 10 RADS from LINAC 
Figure 24 
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THIN-FILM SPACE- CHARGE-LIMITED TRIODE 
(NAS 6- 10,Geometry 4) 
I Before Radiation I 
Identical Scales of 
Vert. in 0. ~ ~ A / D I V .  
Horiz. VD in  5 V/DIV. 
Positive Gate Voltage in 1 V/STEP 
After Radiation 
5 Total Dose of 2 x 10 r ads  ( f rom LINAC) 
Figure 25 Voltage - Current Characterist ics of Space -Charge- Limited 
Triode NAS 6-10 before and af ter  Exposure to y-Rays. 
Total Dose 2 x 10 RADS. 5 
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silicon nitride is completely etched through. 
difficulty in forming nitride layers  which a r e  polarization-free. 
these difficulties, no SCL-triodes were fabricated using silicon nitride as the 
gate insulator. However, some MNS (Metal-nitride- silicon) capacitors were  
fabricated. 
There is also considerable 
_- 
Because of 
In order  to evaluate the silicon nitride insulator, comparative radiation 
damage experiments on supplied MNS- and MOS-capacitor s were performed 
by Dr.  C. W. Perkins of the Radiation Effects Research Department of Hughes 
Aircraft  Company, Fullerton, California. The MNS capacitors were irradiated 
using the cobalt- 60 facility a t  the Hughes Radiation Effects Research Laboratory. 
The following biases were applied in a sequence of irradiations,  each of which 
incurred a maximum dose of 6 x 10 r :  OV, t2V,  t 2 0 V .  In all cases ,  except 
-2OV, there  w a s  only a slight shift of 1 - 2  volts in the positive bias direction 
of the principal dips in the C-V and G-V curves for both p and n-types, and 
these shifts disappeared after a day o r  two or  af ter  heat treatment. 
of the hysteresis  in the p-types, however, changed considerably. The changes 
occurred  in  the positive direction of the bias sweep. 
the C-V d ip  and the G-V peak broadened greatly. 
also seen in non-irradiated samples under proloqged biasing alone. 
effects a r e  attributed to  accumulated negative charge on the insulator surface 
6 - 
The nature 
In the inversion region, 
However, this effect is 
These 
near the meta l  electrode, and a r e  completely removed by heat treatment at 
250OC. The irradiation at -2OV up to 3 x 10 r regulted in a negative shift in 
the C-V dip and G-V peaks in a p-type capacitor indicating accumulated pos 
charge in the insulator as reported in the l i terature  by other experimenters 
More striking, however, w a s  the complete disappearance of the G-V invers 
p e a k  and of the capacitance r i s e  after the dip in the inversion region. This 
5 
tive 
on 
resu l t  indicates complete wiping out of the naturally occurring inversion layer 
at the silicon surface near the metal  electrode. 
by heat t reatment  but some changes.-in..the C-V and G-V curves appear to be 
permanent. 
i n  another p-type unit; but in this case  complete recovery by heat treatment 
w as possible. 
Partial recovery w a s  achieved 
Similar effects by prolonged bias of -20 volts alone were  produced 
MOS n-type capacitors showed the usual negative shift in the C-V 
and G-V curves.  The C-V dip was broadened, and the G-V peak both 
-61 -  
2. 
3. 
broadened and increased in magnitude. 
sensitive to  radiation than the MNS types. 
by an  accumulated dose of about 10 r with a bias of t5 volts. 
The MOS types a r e  nuch m o r e  
A 20-volt shift w a s  produced 
5 
The superior radiation resis tance of the silicon nitride is  c lear .  
The use of nitr ide appears  t o  be the most promising method of radiation- 
hardening field-effect devices. However considerable effort is needed 
before satisfactory silicon nitride layers  can be reproducibly deposited. 
Some of the problems a r e :  
1. There  i s  a natural  oxide skin which i s  always present  
between the silicon and the silicon nitride unless special 
precautions a r e  taken. 
in  the threshold voltage as a function of applied voltage 
(Ref. 45). 
There  is a bulk polarization which apparently depends on 
the relative amounts of silane and ammonia present  
during growth. 
of these gases  with sufficient accuracy to  eliminate 
the polarization. 
Pu re  silicon nitride i s  not a good insulator. 
be made a good insulator by adding O2 during growth. 
This oxide layer causes a hysteresis  
It i s  difficult to  control the flow r a t e s  
It can 
I?. NOISE 
The noise in  solid- state space-charge-limited diodes w a s  theo- 
re t ical ly  investigated by Webb and Wright (Ref. 46),Sergiescu (Ref. 47) 
and van de r  Ziel  (Ref. 48). 
agree  in their  final resu l t s ,  they have in  common a prediction of shot noise 
suppression in solid-state space-charge-limited diodes. 
suppression in the solid-state over the vacuum tube diode is ascr ibed to  
the fact that in vacuum diodes the velocity distribution of emitted electrons 
is  preserved  throughout their  passage, whereas  in the solid- state diode 
this  velocity distribution i s  a l tered by collisions of the c a r r i e r s  with the 
lattice. This leads to  the conclusion that convection cur ren t  fluctuations 
at the potential minimum of the solid-state diode can be neglected. It is 
the re fo re  speculated that the noise in  solid-state diodes is more  suppressed 
Although the theories  of these authors do not 
A stronger noise 
-62-  
by the presence of the space-charge than i s  the noise in vacuum diodes. 
This,  of course,  r a i se s  the hope that ve ry  low-noise operation of solid- 
state space-charge-limited triodes can be achieved. 
Van der  Ziel (Ref. 48) has shown that the short-circuited noise 
cu r ren t  in a space-charge-limited diode i s  given by: 
= 8kT g A f  i a 
which is twice the thermal  o r  Nyquist noise of the high frequency conductance 
g. 
c ur r ent of: 
In a space-charge-limited triode,  one would consequently expect a noise 
i = 8kT gmAf a 
where g i s  the transconductance of the three  terminal  device, m 
A bulk silicon space-charge-limited triode (Ref.  49) w a s  investigated 
with respec t  to its noise performance according to Equation (27)(Ref. 50). 
Although the devices under tes t  showed l / f  noise, which a r i s e s  possibly 
f rom surface states at the Si02-Si interface around the metal  contacts in 
the planar s t ructure ,  above 50 MHz the measured values ia 
values predicted by Equation (27). 
in space-charge-limited solid-state triodes i s  thermal  noise a s  was observed 
experimentally. 
charge-limited triode w i l l  a r i s e  f rom the gate circuit elements. 
-2 approach the 
This indicates that the limiting noise 
Additional noise in  an actual amplifier which uses  the space- 
- 6 3 -  
I .  
I 
CONCLUSION 
The design and fabrication of a space-charge-limited triode has 
been presented, and the measured characterist ics and parameters  of the 
devices have been reported. 
The silicon-on-sapphire used for the device fabrication has an (100) 
orientation, and the best films were grown at an  indicated temperature  
of 1050OC. Films grown at  higher temperatures were l e s s  oriented and 
exhibited lower mobilities. 
growth apparently i s  due to  a chemical reaction between silicon and 
sapphire which is enhanced with increasing temperature.  
The high temperature  limitation for the film 
The yield of operable devices was generally low, and is attributable 
to  source-drain shorts  caused by defects in the silicon films. 
improvement in the s t ructural  quality of the fi lms i s  needed in order  to  
obtain controllable diffusions, and in  turn,  higher yields, Such improve- 
ments  should be forthcoming in the near future. It should be borne in mind, 
however, that because of the latt ice mismatch between silicon and sapphire, 
the s t ructural  perfection of the films will probably not approach that obtained 
with silicon-on-silicon epitaxial layers. 
Considerable 
It was found that the p-type films increase in  resist ivity upon being 
oxidized, probably due to depletion of the aluminum dopant f rom the films. 
Problems were initially encountered due to fracturing of the aluminum 
gate electrodes at the edge of the silicon islands, but these problems were 
solved by obtaining a tapered edge on the islands. 
It w a s  found that the zero-gate-voltage currents  drawn by the devices 
as a function of drain voltage were less than those predicted by the Guerst  
and Mott-Gurney theories,  but larger than those predicted by the Wright 
and Rittner -Neumark theories.  
The maximum frequency of oscillation obtained was 3 to 4 GHz, 
which agreed with the predicted frequency obtained f rom the transconductance 
of the device and the feed-back capacitance. 
the device was calculated to  be 0. 12  pf, and the parasit ic header capacitance 
was measured  to be 0.2 pf. 
the SCL-triode unconditionally stable up to the maximum frequency of 
The feed-back capacitance of 
The total feed-back capacitance of 0. 3 pf renders  
- 64- 
I 
l a further reduction in source-drain spacing. However, TO-5 headers 
oscillation. An increase in  frequency response should be obtainable with 
I 
have a self-resonance frequency of about 1.5 GHz, so the SCL-triode 
would have to  be designed a s  a distributed amplifier in  order  t o  be useable at 
microwave frequencies, 
for  such a design. 
The sapphire substrate is especially well suited 
The SCL-triodes can be either enhancement mode o r  depletion mode, 
depending on the built-in voltage. 
f rom the positive gate (enhancement mode) operation. 
A higher frequency response is expected 
An analysis w a s  made which indicated that  the SCL-triode should 
be somewhat l e s s  sensitive to ionizing radiation than the  full-gate MOST, 
but this w a s  not verified experimentally. Comparative radiation tes t s  on 
MOS and MNS capacitors showed that silicon nitride is much l e s s  sensitive 
to  ionizing radiation than silicon dioxide. 
problems in reproducibly obtaining good silicon nitride layers ,  thus limiting 
its application at the present time. 
However, there  are serious 
In conclusion, it appears  that the space-charge-limited triode has 
considerable potential as a microwave amplifier. 
be obtained in  the near future, and w i l l  resul t  in better reproducibility 
and higher yields, 
Better silicon films should 
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